NJW1201AFH2 datasheet(7/30 Pages) NISSHINBO

7 / 30 page

NJW1201A

– 7 –

DEFINITION OF I

2C REGISTER

♦I2C BUS FORMAT

MSB

LSB

MSB

LSB

MSB

LSB

Slave Address

Select Address

Data

1bit

8bit

1bit

8bit

1bit

8bit

1bit

S: Starting Term

A: Acknowledge Bit

P: Ending Term

♦SLAVE ADDRESS

Slave Address

Hex

MSB

LSB

88(h)

♦CONTROL REGISTER TABLE

The select address sets each function (Input Selector, Input Gain, 1

st-Volume, Tone Control, 2nd-Volume, ealaSurrond,

Dynamic Bass Boost, Other Settings).

The auto increment function cycles the select address as follows.

00H

→01H→02H→03H→04H→00H

BIT

Select

Address

00H

INPUT SELECTOR

INPUT GAIN (0 to 30dB / 2dBstep)

01H

1st-VOL (0 to -55dB / 1dBstep, MUTE)

02H

TREB (0 to

±14dB/ 2dBstep)

MIDD (0 to

±14dB/ 2dBstep)

03H

BASS (0 to

±17.5dB/ 2.5dBstep)

2nd-VOL (0 to -28dB / 2dBstep, MUTE)

04H

SOUND GAIN

SOUND MODE (3 modes)

DBB GAIN (3 levels)

DBB SENSE (3 levels)

* : Don’t Care

♦CONTROL REGISTER DEFAULT VALUE

Control register default value is all “0”.

BIT

Select

Address

00H

01H

02H

03H

04H

NJW1201AFH2 데이터시트(PDF) 7 Page - Nisshinbo Micro Devices Inc.

NJW1201AFH2 데이터시트(HTML) 7 Page - Nisshinbo Micro Devices Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

데이터시트 다운로드

링크 URL