| 전자부품 데이터시트 검색엔진 |
|
AS5130 데이터시트(PDF) 18 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS5130 데이터시트(HTML) 18 Page - ams AG |
|
18 / 41 page ![]() www.austriamicrosystems.com Revision 1.00 18 - 41 AS5130 Data Sheet - D e ta i l e d D e s c r i p t i o n Figure 13. External Circuitry for OTP Programming Programming Verification After programming, the programmed OTP bits are verified in following two ways: By Digital Verification: This is simply done by sending a READ OTP command (#0FH, Refer to Table 10). The structure of this register is the same as for the OTP PROG or OTP WRITE commands. By Analog Verification: By sending an ANALOG OTP READ command (#09H), pin PROG becomes an output, sending an analog voltage with each clock, representing a sequence of the bits in the OTP register. A voltage of <500mV indicates a correctly programmed bit (“1”) while a voltage level between 2.2V and 3.5V indicates a correctly unprogrammed bit (“0”). Any voltage level in between indicates improper programming. Table 11. Symbol Parameter Min Max Unit Notes VDD Supply Voltage 5 5.5 V GND Ground Level 0 0 V V_zapp Programming Voltage 8 8.5 V At pin PROG T_zapp Temperature 0 85 ºC f_clk CLK Frequency 100 kHz At pin DCLK VDD VSUPPLY PROG GND C1 C2 100nF 10µF Vzapp Vprog PROM Cell maximum parasitic cable inductance L<50nH |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |