 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PSD835G2-90UI 데이터시트(PDF) 94 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD835G2-90UI 데이터시트(HTML) 94 Page - STMicroelectronics |
|
|
94 / 110 page  PSD835G2 PSD8XX Family 93 -90 -12 Symbol Parameter Conditions Min Max Min Max Unit tLVDV ALE Access Time from Power Down 128 135 ns Maximum Delay from APD Enable tCLWH to Internal PDN Valid Signal Using CLKIN Input 15 * tCLCL (µs) (Note 1) µs Power Down Timing (3.0 V to 3.6 V Versions) Symbol Parameter Conditions Min Typ Max Unit tNLNH Warm RESET Active Low Time (Note 1) 300 ns tOPR RESET High to Operational Device 300 ns tNLNH-PO Power On Reset Active Low Time 1 ms Warm RESETActive Low Time tNLNH-A (Note 2) 25 µs Reset Pin Timing (3.0 V to 3.6 V Versions) NOTE: 1. tCLCL is the CLKIN clock period. Microcontroller Interface – PSD835G2 AC/DC Parameters (3.0 V to 3.6 V Versions) Symbol Parameter Conditions Min Typ Max Unit tBVBH Vstby Detection to Vstbyon Output High (Note 1) 20 µs tBXBL Vstby Off Detection to Vstbyon Output Low (Note 1) 20 µs Vstbyon Timing (3.0 V to 3.6 V Versions) NOTE: 1. RESET will not abort Flash programming/erase cycles. 2. RESET will abort Flash programming or erase cycle. NOTE: 1. Vstbyon is measured at VCC ramp rate of 2 ms. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
