 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
NRF52810-QCAA-R 데이터시트(PDF) 83 Page - Nordic Semiconductor |
|
|
|||||||||||||||||||||||||||||
NRF52810-QCAA-R 데이터시트(HTML) 83 Page - Nordic Semiconductor |
|
|
83 / 483 page  Power and clock management Symbol Description Min. Typ. Max. Units tPOR,10ms VDD rise time 10ms 9 ms tPOR,60ms VDD rise time 60ms 23 ms tPINR If a GPIO pin is configured as reset, the maximum time taken to pull up the pin and release reset after power on reset. Dependent on the pin capacitive load (C)10: t=5RC, R = 13kOhm tPINR,500nF C = 500nF 32.5 ms tPINR,10uF C = 10uF 650 ms tR2ON Time from reset to ON (CPU execute) tR2ON,NOTCONF If reset pin not configured tPOR ms tR2ON,CONF If reset pin configured tPOR + tPINR ms tOFF2ON Time from OFF to CPU execute 16.5 µs tIDLE2CPU Time from IDLE to CPU execute 3.0 µs tEVTSET,CL1 Time from HW event to PPI event in Constant Latency System ON mode 0.0625 µs tEVTSET,CL0 Time from HW event to PPI event in Low Power System ON mode 0.0625 µs 5.3.10.2 Power fail comparator Symbol Description Min. Typ. Max. Units VPOF Nominal power level warning thresholds (falling supply voltage). Levels are configurable between Min. and Max. in 100mV increments. 1.7 2.8 V VPOFTOL Threshold voltage tolerance ±1 ±5 % VPOFHYST Threshold voltage hysteresis 50 mV VBOR,OFF Brown out reset voltage range SYSTEM OFF mode 1.2 1.7 V VBOR,ON Brown out reset voltage range SYSTEM ON mode 1.48 1.7 V 5.4 CLOCK — Clock control The clock control system can source the system clocks from a range of internal or external high and low frequency oscillators and distribute them to modules based upon a module’s individual requirements. Clock distribution is automated and grouped independently by module to limit current consumption in unused branches of the clock tree. Listed here are the main features for CLOCK: • 64 MHz on-chip oscillator • 64 MHz crystal oscillator, using external 32 MHz crystal • 32.768 kHz +/-500 ppm RC oscillator • 32.768 kHz crystal oscillator, using external 32.768 kHz crystal • 32.768 kHz oscillator synthesized from 64 MHz oscillator • Firmware (FW) override control of oscillator activity for low latency start up • Automatic oscillator and clock control, and distribution for ultra-low power 10 To decrease maximum time a device could hold in reset, a strong external pullup resistor can be used. 4430_161 v1.0 83 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
