 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ST10F280 데이터시트(PDF) 97 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F280 데이터시트(HTML) 97 Page - STMicroelectronics |
|
|
97 / 186 page  ST10F280 97/186 The port structures of Port 7 differ in the way the output latches are connected to the internal bus and to the pin driver (see the two Figure 47). Pins P7.3...P7.0 (POUT3...POUT0) XOR the alternate data output with the port latch output, which allows to use the alternate data directly or inverted at the pin driver. Figure 46 : Port 7 I/O and Alternate Functions Figure 47 : Block Diagram of Port 7 Pins P7.3...P7.0 Port 7 Alternate Function General Purpose Input/Output P7.7 P7.6 P7.5 P7.4 P7.3 P7.2 P7.1 P7.0 CC31IO CC30IO CC29IO CC28IO POUT3 POUT2 POUT1 POUT0 Open Drain Latch Write ODP7.y Read ODP7.y Direction Latch Write DP7.y Read DP7.y MUX 0 1 Input Latch CPU Clock P7.y/POUTy Output Buffer Port Output Latch Read P7.y =1 Port Data Output EXOR Alternate Data Output Write P7.y y = 0...3 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
