| 전자부품 데이터시트 검색엔진 |
|
ST10F280 데이터시트(PDF) 17 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F280 데이터시트(HTML) 17 Page - STMicroelectronics |
|
17 / 186 page ![]() ST10F280 17/186 3 - FUNCTIONAL DESCRIPTION The architecture of the ST10F280 combines advantages of both RISC and CISC processors and an advanced peripheral subsystem. The block diagram gives an overview of the different on-chip components and the high bandwidth inter- nal bus structure of the ST10F280. Figure 3 : Block Diagram P4.7 CAN2_TxD P4.6 CAN1_TxD P4.5 CAN1_RxD P4.4 CAN2_RxD Port 6 Port 5 Port 3 BRG CPU-Core and MAC Unit Internal RAM Watchdog Interrupt Controller 8 32 16 PEC 16 16 CAN1 Port 7 Port 8 BRG 16 Oscillator 16 16 512K Byte and PLL Flash Memory XTAL1 XTAL2 2K Byte 15 8 8 8 16 3.3V Voltage Regulator 16K Byte XRAM CAN2 XPORT9 16 XPWM 4 XTIMER P7.7 Trigger for ADC 16 XPORT10 16 16 XADCINJ channel injection External connexion |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |