전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ST10F280 데이터시트(PDF) 134 Page - STMicroelectronics

부품명 ST10F280
상세설명  16-BIT MCU WITH MAC UNIT, 512K BYTE FLASH MEMORY AND 18K BYTE RAM
PDF  186 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F280 데이터시트(HTML) 134 Page - STMicroelectronics

Back Button ST10F280 Datasheet HTML 130Page - STMicroelectronics ST10F280 Datasheet HTML 131Page - STMicroelectronics ST10F280 Datasheet HTML 132Page - STMicroelectronics ST10F280 Datasheet HTML 133Page - STMicroelectronics ST10F280 Datasheet HTML 134Page - STMicroelectronics ST10F280 Datasheet HTML 135Page - STMicroelectronics ST10F280 Datasheet HTML 136Page - STMicroelectronics ST10F280 Datasheet HTML 137Page - STMicroelectronics ST10F280 Datasheet HTML 138Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 134 / 186 page
background image
134/186
ST10F280
Table 33 : PORT0 Latched Configuration for the Different Resets
Notes: 1. Not latched from PORT0.
2. Only RP0H low byte is used and the bit-fields are latched from PORT0 high byte to RP0H low byte.
3. Indirectly depend on PORT0.
4. Bits set if EA pin is 1.
Figure 70 : External Reset Hardware Circuitry
X : Pin is sampled
- : Pin is not sampled
PORT0
Sample event
Software Reset
-
-
-
XXXXXXX
-----
-
Watchdog Reset
-
-
-
XXXXXXX
-----
-
Short Hardware Reset
-
-
-
XXXXXXXXX
XXXX
Long Hardware Reset
XXXXXXXXXXXX
XXXX
Power-On Reset
XXXXXXXXXXXX
XXXX
Table 34 : PORT0 bit latched into the different registers after reset
PORT0 bit
nber
h7
h6
h5
h4
h3
h2
h1
h0
I7
I6
I5
I4
I3
I2
I1
I0
PORT0 bit
Name
CLKCFG
CLKCFG
CLKCFG
SALSEL
SALSEL
CSSEL
CSSEL
WRC
BUSTYP
BUSTYP
R
BSL
R
R
ADP
EMU
RP0H
2
X
1
X
1
X
1
X
1
X
1
X
1
X
1
X
1
CLKCFG
CLKCFG
CLKCFG SALSEL SALSEL
CSSEL CSSEL
WRC
SYSCON
X 1
X 1
X 1
X 1
X 1
X 1
BYTDIS 3
X 1
WRCFG 3
X 1
X 1
X 1
X 1
X 1
X 1
X 1
BUSCON0
X 1
X 1
X 1
X 1
-BUS
ACT0 4
ALE
CTL0 4
-
BTYP
BTYP
X 1
X 1
X 1
X 1
X 1
X 1
Internal Logic
To Clock Generator
To Port 4 Logic
To Port 6 Logic
X
1
X
1
X
1
X
1
Internal
X
1
X
1
Internal Internal
ST10F280
External
Hardware
RSTOUT
+
RSTIN
VDD
C1
D2
R1
D1
VDD
R2
Open Drain Inverter
External
Reset Source
VDD
R0
RPD
+
C0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com