전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ST10F280 데이터시트(PDF) 177 Page - STMicroelectronics

부품명 ST10F280
상세설명  16-BIT MCU WITH MAC UNIT, 512K BYTE FLASH MEMORY AND 18K BYTE RAM
PDF  186 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F280 데이터시트(HTML) 177 Page - STMicroelectronics

Back Button ST10F280 Datasheet HTML 173Page - STMicroelectronics ST10F280 Datasheet HTML 174Page - STMicroelectronics ST10F280 Datasheet HTML 175Page - STMicroelectronics ST10F280 Datasheet HTML 176Page - STMicroelectronics ST10F280 Datasheet HTML 177Page - STMicroelectronics ST10F280 Datasheet HTML 178Page - STMicroelectronics ST10F280 Datasheet HTML 179Page - STMicroelectronics ST10F280 Datasheet HTML 180Page - STMicroelectronics ST10F280 Datasheet HTML 181Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 177 / 186 page
background image
ST10F280
177/186
20.4.12 - CLKOUT and READY
VDD = 5V ± 10%, VSS = 0V, TA = -40 to +125°C, CL = 50pF
Notes: 1. These timings are given for test purposes only, in order to assure recognition at a specific clock edge.
2. Demultiplexed bus is the worst case. For multiplexed bus 2 TCL are to be added to the maximum values. This adds even more
time for deactivating READY.
The 2tA and tC refer to the next following bus cycle, tF refers to the current bus cycle.
Table 43 : CLKOUT and READY Characteristics
Symbol
Parameter
Maximum CPU Clock
= 40MHz
Variable CPU Clock
1/2 TCL = 1 to 40MHz
Minimum
Maximum
Minimum
Maximum
t29
CC
CLKOUT cycle time
25
25
2 TCL
2TCL
ns
t30
CC
CLKOUT high time
4
–
TCL – 8.5
–
ns
t31
CC
CLKOUT low time
3
–
TCL – 9.5
–
ns
t32
CC
CLKOUT rise time
–
4
–
4
ns
t33
CC
CLKOUT fall time
–
4
–
4
ns
t34
CC
CLKOUT rising edge to
ALE falling edge
-2 + tA
8 + tA
-2 + tA
8 + tA
ns
t35
SR
Synchronous READY
setup time to CLKOUT
12.5
–
12.5
–
ns
t36
SR
Synchronous READY
hold time after CLKOUT
2–
2
–
ns
t37
SR
Asynchronous READY
low time
35
–
2 TCL + 10
–
ns
t58
SR
Asynchronous READY
setup time
1)
12.5
–
12.5
–
ns
t59
SR
Asynchronous READY
hold time
1)
2–
2
–
ns
t60
SR
Async. READY hold time after
RD, WR high (Demultiplexed
Bus)
2)
0
0 + 2tA + tC + tF
2)
0
TCL - 12.5
+ 2tA + tC + tF
2)
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com