ST10R272LT1 datasheet(67/77 Pages) STMICROELECTRONICS

67 / 77 page

67/77

ST10R272L - ELECTRICAL CHARACTERISTICS

Cycle as programmed, including MCTC waitstates (Example shows 0 MCTC WS).

The leading edge of the respective command depends on RW-delay.

3READY (or READY) sampled HIGH (resp. LOW) at this sampling point generates a

READY controlled waitstate, READY (resp. READY) sampled LOW (resp. HIGH) at this

sampling point terminates the currently running bus cycle.

4READY (resp. READY) may be deactivated in response to the trailing (rising) edge of the

corresponding command (RD or WR).

If the Asynchronous READY (or READY) signal does not fulfill the indicated setup and

hold times with respect to CLKOUT (e.g. because CLKOUT is not enabled), it must fulfill t

37 in order to be safely synchronized. This is guaranteed, if READY is removed in

response to the command (see Note 4)).

Figure 24 CLKOUT and READY/READY

Sync

READY

t35

t36

t35

t36

Async

READY

t58

t59

t58

t59

t37

t60

see 6)

CLKOUT

ALE

t30

t34

Sync

READY

t35

t36

t35

t36

Async

READY

t58

t59

t58

t59

waitstate

READY

MUX/Tristate 6)

t32

t33

t29

Running cycle 1)

t31

t37

Command

RD, WR

t60

ST10R272LT1 데이터시트(PDF) 67 Page - STMicroelectronics

ST10R272LT1 데이터시트(HTML) 67 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

데이터시트 다운로드

링크 URL