WM8580 datasheet(80/103 Pages) WOLFSON

전자부품 데이터시트 검색엔진

ALLDATASHEET.CO.KR

WM8580 데이터시트(PDF) 80 Page - Wolfson Microelectronics plc

부품명	WM8580

상세설명	Multichannel CODEC with S/PDIF Transceiver

PDF	103 Pages

Scroll/Zoom	100%

제조업체	WOLFSON [Wolfson Microelectronics plc]

홈페이지	http://www.wolfsonmicro.com

Logo

80 / 103 page

WM8580

Production Data

PD Rev 4.5 February 2008

SLAVE MODE

If the S/PDIF Rx interface is enabled, then an internal MCLK is generated at 256fs. This internal

clock will act as a source clock for ADC, DACs and PAIF. The user is required to supply input clocks

to the PAIFTX_BCLK and the PAIF_LRCLK.

If the PAIF or DACs source the S/PDIF Rx interface then the PAIFTX_BCLK and the PAIF_LRCLK

input clocks must be synchronous to clock driving the S/PDIF interface. If these clocks cannot be

guaranteed synchronous then this mode of operation is not recommended.

If the PAIF sources the ADC data, then the user must supply input clocks to ADCCLK,

PAIFTX_BCLK and the PAIF_LRCLK pins.

ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ]
Alldatasheet는? \| 광고문의 \| 운영자에게 연락하기 \| 개인정보취급방침 \| 링크 투 데이터시트 \| 링크교환 \| 제조사별 검색 All Rights Reserved©Alldatasheet.com
Mirror Sites English : Alldatasheet.com \| English : Alldatasheet.net \| Chinese : Alldatasheetcn.com \| German : Alldatasheetde.com \| Japanese : Alldatasheet.jp Russian : Alldatasheetru.com \| Korean : Alldatasheet.co.kr \| Spanish : Alldatasheet.es \| French : Alldatasheet.fr \| Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com \| Polish : Alldatasheet.pl \| Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in \| Mexican : Alldatasheet.com.mx \| British : Alldatasheet.co.uk \| New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com \| icmetro.com

ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ]

Family Site : ic2ic.com | icmetro.com