| 전자부품 데이터시트 검색엔진 |
|
ST20CX 데이터시트(PDF) 74 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST20CX 데이터시트(HTML) 74 Page - STMicroelectronics |
|
74 / 212 page ![]() dist ® 74/212 dist disable timer Code: 22 FE Description: Disable a timer guard in an alternative sequence. Areg is the offset from the byte following the altend to the start of the guarded process, Breg is the boolean guard and Creg is the time after which this guard will be ready. If this is the first ready guard then the value in Areg is stored in pw.Temp, and Areg is set to true. Note that this instruction should be used as part of an alternative sequence following a taltwt instruction. Definition: if (Breg = false)– boolean guard is false Areg ′← false else if (word[Wptr @ pw.TLink] = TimeNotSet.p) – no timer is ready Areg ′← false else if (word[Wptr @ pw.TLink] = TimeSet.p) – a timer is ready { if not (word[Wptr @ pw.Time] after Creg) – but not this one Areg ′← false else if (word[Wptr @ pw.Temp] = NoneSelected.o) – this is the first ready guard { word ′[Wptr @ pw.Temp] ← Areg Areg ′← true } else – a previous guard selected Areg ′← false } else Areg ′← false Remove this process from the timer list Breg ′← undefined Creg ′← undefined Error signals: none Comments: Secondar y instruction. Instruction is interruptible. Uses the pw.Temp slot in the process workspace. See also: altend enbt talt taltwt |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |