ST6369 datasheet(10/71 Pages) STMICROELECTRONICS

10 / 71 page

ST6369 CORE

The Core of the ST6369 is implemented inde-

pendently from the I/O or memory configuration.

Consequently, it can be treated as an independent

central processor communicating with I/O and mem-

ory via internal addresses, data, and control busses.

The in-core communication is arranged as shown

in the following block diagram figure; the controller

being externally linked to both the reset and the os-

cillator, while the core is linked to the dedicated on-

chip macrocells peripherals via the serial data bus

and indirectly for interrupt purposes through the

control registers.

Registers

The ST6369 Core has five registers and three

pairs of flags available to the programmer. They

are shown in Figure 4 and are explained in the fol-

lowing paragraphs together with the program and

data memory page registers.

Accumulator (A). The accumulator is an 8-bit

general purpose register used in all arithmetic cal-

culations, logical operations, and data manipula-

tions. The accumulator is addressed in the data

space as RAM location at the FFH address.

Accordingly, the ST6369 instruction set can use

the accumulator as any other register of the data

space.

Figure 3. Core Block Diagram

SHORT

DIRECT

ADDRESSING

MODE

V REGISTER

W REGISTER

PROGRAM COUNTER

SIX LEVELS

STACK REGISTER

NOR MAL FLAGS

INTERRUPT FLAGS

NMI FLAGS

INDEX

VA000423

b11

ACCUMULATOR

Y REG. POINTER

X REG. POINTER

Figure 4. Core Programming Model

ST6369

6/67

ST6369 데이터시트(PDF) 10 Page - STMicroelectronics

ST6369 데이터시트(HTML) 10 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

데이터시트 다운로드

링크 URL