ST6369 datasheet(33/71 Pages) STMICROELECTRONICS

33 / 71 page

Figure 35. Hardware Activated Watchdog Block Diagram

Figure 36. Hardware Activated Watchdog

Working Principle

HARDWARE ACTIVATED DIGITAL WATCHDOG

FUNCTION

The hardware activated digital watchdog function

consists of a down counter that is automatically ini-

tialized after reset so that this function does not

need to be activated by the user program. As the

watchdog function is always activated this down

counter can not be used as a timer. The watchdog

is using one data space register (HWDR location

D8H). The watchdog register is set to FEH on reset

and immediately starts to count down, requiring no

software start. Similarly the hardware activated

watchdog can not be stopped or delayed by soft-

ware.

The watchdog time can be programmed using the

6 MSbits in the watchdog register, this gives the

possibility to generate a reset in a time between

3072 to 196608 oscillator cycles in 64 possible

steps. (With a clock frequency of 8MHz this means

from 384

µs to 24.576ms). The reset is prevented if

the register is reloaded with the desired value be-

fore bits 2-7 decrement from all zeros to all ones.

The presence of the hardware watchdog deacti-

vates the STOP instruction and a WAIT instruction

is automatically executed instead of a STOP. Bit 1

of the watchdog register (set to one at reset) can

be used to generate a software reset if cleared to

zero). Figure 35 shows the watchdog block dia-

gram while Figure 36 shows its working principle.

ST6369

29/67

ST6369 데이터시트(PDF) 33 Page - STMicroelectronics