| 전자부품 데이터시트 검색엔진 |
|
ST6369 데이터시트(PDF) 42 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST6369 데이터시트(HTML) 42 Page - STMicroelectronics |
|
42 / 71 page ![]() SERIAL PERIPHERAL INTERFACE (Continued) Figure 47.Sofware Bus (Hardware Bus Disabled) Timing Diagram STD SPI Protocol (Shift Register) This protocol is similar to the I 2CBUS with the ex- ception that there is no acknowledge pulse and there are no stop or start bits. The clock cannot be slowed down by the external peripherals. In this case all three outputs should be high in or- der not to lock the software I/Os from functioning. SPI Standard Bus Protocol: The standard bus protocol is selected by loading the SPI Control Register 1 (SCR1 Add. EBH). Bit 0 named I 2C must be set at one and bit 1 named STD mut be re- set. When the standard bus protocol is selected bit 2 of the SCR1 is meaningless. This bit named STOP bit is used only in I 2CBUS or SBUS. However take care thet THE STOP BIT MUST BE RESET WHEN THE STANDARD PRO- TOCOL IS USED. This bit is set to ZERO after RE- SET. ® ST6369 38/67 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |