전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

C511 데이터시트(PDF) 82 Page - Siemens Semiconductor Group

부품명 C511
상세설명  8-Bit CMOS Microcontroller
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SIEMENS [Siemens Semiconductor Group]
홈페이지  http://www.siemens.com/
Logo SIEMENS - Siemens Semiconductor Group

C511 데이터시트(HTML) 82 Page - Siemens Semiconductor Group

Back Button C511 Datasheet HTML 78Page - Siemens Semiconductor Group C511 Datasheet HTML 79Page - Siemens Semiconductor Group C511 Datasheet HTML 80Page - Siemens Semiconductor Group C511 Datasheet HTML 81Page - Siemens Semiconductor Group C511 Datasheet HTML 82Page - Siemens Semiconductor Group C511 Datasheet HTML 83Page - Siemens Semiconductor Group C511 Datasheet HTML 84Page - Siemens Semiconductor Group C511 Datasheet HTML 85Page - Siemens Semiconductor Group C511 Datasheet HTML 86Page - Siemens Semiconductor Group Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 128 page
background image
On-Chip Peripheral Units
Semiconductor Group
6-49
6.4.8 Register Description
6.4.8.1
SSC Control Register SSCCON
The bit addressable register SSCCON provides the basic control of the SSC functions like general
enable/disable, mode selections and transmitter control.
Special Function Registers SSCCON (Address E8H)
Reset Value : 07H
Bit
Function
SCEN
SSC System Enable
SCEN =0 : SSC subsystem is disabled, related pins are available as general I/O.
SCEN=1 : SSC subsystem is enabled.
TEN
Slave Mode - Transmitter enable
TEN =0
: Transmitter output STO will remain in tristate state,
regardless of the state of SLS.
TEN=1 and SLS =0 : Transmitter will drive the STO output.
In master mode the transmitter will be enabled all the time, regardless of the setting
of TEN.
MSTR
Master Mode Select
MSTR=0 : Slave mode is selected
MSTR=1 : Master mode is selected
This bit has to be set to the correct value depending on the hardware setup of the
system before the SSC will be enabled. It must not be modified afterwards. There
is no on-chip support for dynamic switching between master and slave mode
operation.
CPOL
Clock Polarity
This bit controls the polarity of the shift clock and in conjunction with the CPHA bit
which clock edges are used for sample and shift.
CPOL=0 : SCLK idle state is low.
CPOL=1 : SCLK idle state is high.
SCEN
TEN
MSTR
CPOL
E8H
SSCCON
Bit No.
7
65
43
21
0
MSB
LSB
CPHA
BRS2
BRS1
BRS0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com