C511 datasheet(83/128 Pages) SIEMENS

83 / 128 page

Semiconductor Group

6-50

On-Chip Peripheral Units

Note: SSCCON must be programmed only when the SSC is idle. Modifying the contents of

SSCCON while a transmission is in progress will corrupt the current transfer and will lead to

unpredictable results.

CPHA

Clock Phase

This bit controls in conjunction with the CPOL bit controls which clock edges are

used for sample and shift

CPHA=0 : The first clock edge of SCLK is used to sample the data, the second

to shift the next bit out at STO.

In master mode the transmitter will provide the first data bit on STO

immediately after the data was written into the STB register.

In slave mode the transmitter (if enabled via TEN) will shift out the

first data bit with the falling edge of SLS .

CPHA=1 : The first data bit is shifted out with the first clock edge of SCLK and

sampled with the second clock edge

BRS2,

BRS1, BRS0

Baudrate Selection Bits

These bits select one of the possible divide factors for generating the baudrate out

of the micrcontroller clock rate fosc . The baudrate is defined by .

for BRS (2-0)

≠ 0

Bit

Function

Baudrate

fosc

Dividefactor

--------------------------------

fosc

•

BRS 2

–

()

------------------------------------

BRS(2-0)

Divide

Factor

Example:

Baudrate for fosc

= 7.68 MHz

reserved

960 kBaud

480 kBaud

240 kBaud

120 kBaud

128

60 kBaud

256

30 kBaud

512

15 kBaud

C511 데이터시트(PDF) 83 Page - Siemens Semiconductor Group

C511 데이터시트(HTML) 83 Page - Siemens Semiconductor Group

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL