CybraTech (2000) Ltd.
SOC-3000/i Scale-On-Chip
ASIC
Technical Specification
Revision B
Page 44
July, 2002
Operation
Initialization:
At power on, the LCD controller performs the following operations:
1.
Resets its backplane and segment outputs to VDD.
After power on, the actual operating LCD voltage VOPER is set according to the
multiplexing drive mode and the bias generator.
2.
After reset, the LCD pins are routed to the Output function.
To enable the LCD controller:
1.
Enable the LCD controller clock source in Clock Enable register C200H:
Set C200H, Bit 0 to 1.
2.
Reset the LCD controller:
Write FF to register C401H.
3.
Set CFR addresses for LCD controller function:
CFR addresses C101H to C10BH = 00H (Table 32, page 62).
This enables LCD controller output pins (18 to 61) (Table 32, page 62; Table 1,
page 9).
Normal Operation:
4.
Write data to LCD data registers C801H to C814H.
5.
Set Write command in LCD control register C800H.
6.
Repeat steps 4 and 5 for new data.
The trigger for sending the data out to the display interface is:
Programming the control register at address C800H AND writing data to the LCD data
registers (C801H to C814H).
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
