| 전자부품 데이터시트 검색엔진 |
|
STE2002DIE1 데이터시트(PDF) 23 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STE2002DIE1 데이터시트(HTML) 23 Page - STMicroelectronics |
|
23 / 51 page ![]() 23/51 STE2002 If SCE stays low after the last bit of a command/data byte, the serial interface expects the MSB of the next byte at the next SCLK positive edge. A reset pulse on RES pin interrupts the transmission. No data is written into the data RAM and all the internal registers are cleared. If SCE is low after the positive edge of RES, the serial interface is ready to receive data. Throughout SOUT can be read only the driver I2C slave address. The Command sequence that allows to read I2C slave address is reported in Fig. 34 & 35. SOUT is in High impedance in steady state and during data write. It is possible to short circuit DOUT and SDIN and read I2C address without any additional lines. Figure 32. Serial bus protocol - one byte transmission Figure 33. Serial bus protocol - several byte transmission Figure 34. Serial bus protocol - several byte transmission MSB LSB D/C SCE SDIN SCLK D00IN1159 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 DB7 DB6 DB5 D/C SCE SDIN SCLK D00IN1160 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Don't Care DB7 DB6 DB5 D/C SCE SDIN SCLK D00IN1160 High-Z DB1 DB0 SOUT High-Z Don't Care Don't Care Don't Care Don't Care Don't Care Don't Care Don't Care Command Write I2C Address Read DB7 DB6 DB5 DB4 DB3 DB2 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |