| 전자부품 데이터시트 검색엔진 |
|
STE2002DIE1 데이터시트(PDF) 24 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STE2002DIE1 데이터시트(HTML) 24 Page - STMicroelectronics |
|
24 / 51 page ![]() STE2002 24/51 Figure 35. Reading Sequence Parallel Interface The STE2002 parallel Interface is a bidirectional link between the display driver and the application supervisor. It consists of eleven lines: eight data lines (from DB7 to DB0) and three control lines. The control lines are: en- able (E) for data latch, PD/C for mode selection and R/W for reading or writing. The data lines and the control line values are internally latched on E rising edge (fig. 50). When the parallel interface is selected, if R/W line is set to “one”, D0-D7 lines are configured as output drivers (low impedence) and it is possible to read the driver I2C address (Fig. 51) READING SEQUENCE Write a "00000000" Instruction Source 8 pulses on SCLK and Read the I2C Address or Status Byte On SOUT END OF READING SEQUENCE SOUT Buffer Configured in High Impedence LR0078 SOUT Buffer becomes active (Low Impedence) 1 note: 1) these data are not read by the display Diver 2) SDIN and SOUT can be short circuited if the processor can configure serial output buffers in high impedence during data read . |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |