| 전자부품 데이터시트 검색엔진 |
|
TDA7505 데이터시트(PDF) 19 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TDA7505 데이터시트(HTML) 19 Page - STMicroelectronics |
|
19 / 38 page ![]() TDA7505 Electrical specifications 19/38 4.6 SAI protocol Figure 5. SAI protocol 4.7 SPDIF receiver Table 12. SAI interface timing - transmitter Timing Description Min Typ Max Unit TDSP (1) 1. TDSP = DSP master clock cycle time = 1/Fdsp Internal DSP clock period (typical 1/75MHz) 13.33 ns tsckt Minimum clock cycle 6 TDSP ns tlrckts LRCKT setup time TDSP ns tlrckth LRCKT hold time TDSP ns tdt SCKT active edge to data out valid TDSP ns tsckth Minimum SCKT high time 0.35 tsckr ns tscktl Minimum SCKT low time 0.35 tsckr ns RIGHT CHANNEL LEFT CHANNEL SDY0-2 LRCKX XREL = 0 XLRS = 0 LRCKX XREL = 0 XLRS = 1 LRCKX XREL = 1 XLRS = 0 15 31 14 30 13 29 0 1 6 5 4 3 2 1 0 15 31 14 30 13 29 6 5 4 3 2 1 0 15 31 14 30 13 29 15 31 14 30 13 29 2 1 0 10 26 11 27 12 28 9 25 15 31 14 30 13 29 2 1 0 10 26 11 27 12 28 9 25 1 0 2 15 31 14 30 SDY0-2 XDIR = 0 XDIR = 1 SCKX SCKX XCKP = 0 XCKP = 1 Notes: 1) X = R for receiver X = T for transmitter 2) Y = I for receiver Y = O for transmitter Table 13. SPDIF receiver Symbol Parameter Test condition Min Typ Max Unit fspdif Input sampling rate Fdsp = 75 MHz 32 96 kHz Input precision with direct interface to DSP 24 bit Input precision with interface to ASRC 20 bit |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |