| 전자부품 데이터시트 검색엔진 |
|
STA323W 데이터시트(PDF) 72 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA323W 데이터시트(HTML) 72 Page - STMicroelectronics |
|
72 / 77 page ![]() User-programmable settings STA323W 72/77 8.10.3 PLL unlock indicator Under normal conditions (with the correct clock) the PLL is locked into an internal clocking frequency. However, if the clock is insufficient or if it is abruptly lost, the PLL lock state is lost and this information is relayed to the user via setting the PLLUL bit of the Status register to 1. As soon as the PLL reverts back to a locked state, this bit is set to 0. Table 73. PLL unlock indicator Bit R/W RST Name Description 7RO 0 PLLUL 0: normal operation (PLL is in a locked state) 1: PLL unlock is detected (due to probable clock loss) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |