| 전자부품 데이터시트 검색엔진 |
|
STA323W 데이터시트(PDF) 43 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA323W 데이터시트(HTML) 43 Page - STMicroelectronics |
|
43 / 77 page ![]() STA323W Register descriptions 43/77 7.3 Configuration register C (address 0x02) 7.3.1 DDX® power-output mode The DDX® power output mode selects how the DDX® output timing is configured. Different power devices can use different output modes. The recommended use is OM = 10. When OM = 11 the CSZ bits determine the size of the DDX® compensating pulse. 7.3.2 DDX® variable compensating pulse size The DDX® variable compensating pulse size is intended to adapt to different power stage ICs. Contact ST for support when using this function. D7 D6 D5 D4 D3 D2 D1 D0 Reserved CSZ4 CSZ3 CSZ2 CSZ1 CSZ0 OM1 OM0 010 00010 Table 26. DDX ® power-output mode Bit R/W RST Name Description 1:0 RW 10 OM[1:0] Selects configuration of DDX® output. Table 27. DDX® output modes OM[1,0] Output stage - mode 00 Not used 01 Not used 10 Recommended 11 Variable compensation Table 28. DDX® compensating pulse CSZ[4:0] Compensating pulse size 00000 0 clock period compensating pulse size 00001 1 clock period compensating pulse size …… 10000 16 clock period compensating pulse size …… 11111 31 clock period compensating pulse size |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |