| 전자부품 데이터시트 검색엔진 |
|
SABRE-LL-I 데이터시트(PDF) 68 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SABRE-LL-I 데이터시트(HTML) 68 Page - STMicroelectronics |
|
68 / 141 page ![]() Power bridges SABRE-LL-I 68/141 Figure 18. Internal comparator functional block diagram The functionality of this circuit is obtained by using the bridge 4 output stage. This circuit is powered directly from VSupply and it is intended to be used as a battery charger or a switching regulator. The control loop block diagram is shown in the following figure: Figure 19. Battery charger control loop block diagram The battery charger control loop implements an asynchronous switching regulator intended to be used as a constant voltage/constant current programmable source. GPIOz GPIOx GPIOx DECODE LOGIC GPIOy GPIOy DECODE LOGIC GPIOz Logic Driver + V3v3 GPIOz DECODE LOGIC GPIOz Value From SP GPIOzMod e GPIOyMode IREF_FB VREF_FB SABRE COMP_I COMP_V PULSE SKIPPING BURST CONTROL LOGIC PEAK CURRENT MODE CONTROL LOGIC BRIDGE 4 PARALLELED POWER STAGE SelFBRef<1:0> DC4_plus DC4_minus SelCurrRef<1:0> DIFF AMPLI TO LOAD FBRef CurrRef Ilimit PWM |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |