STV2310 datasheet(77/112 Pages) STMICROELECTRONICS

77 / 112 page

77/112

STV2310

DDECCONT26

DDECCONT27

Bit Name

Function

Bits [7:4]

Reserved. Must be set to 1001.

HSYNC_SAV

HSYNC / SAV

This option bit is active when set AND the output mode is an analog mode (see DDECCONT0[7] register).

0: the hsync signal is issued according to the analog mode description

1: the hsync signal coincidates with the SAV code in the digital flow (falling edge on SAV first byte and rising

edge on SAV last byte).

NOISE_THRESH

OLD[2:0]

HPLL Noise Threshold Selection

This bitfield provides a tuning mechanism for HPLL behavior using the detected level of noise as a

parameter.

This bitfield defines a high noise level. When that high noise level is reached some HPLL features are

disabled (phase jumps, copy protection detection).

The bitfield can be considered as a cursor where an entry of 000 means that the input signal is above the

high noise level, whatever the noise level detected internally. Conversely an entry of 111 means that the

input signal is under the high noise level in all circumstances. Between these 2 extremes, a proportion of the

detected level of noise (register

DDECSTAT3) is the reference for the high noise level.

Address (hex): 26h

Reset Value (bin): 0100 0100

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Bit Name

Function

Bits [7:0]

Reserved. Must be set to 0100 0100.

Address (hex): 1Eh

Reset Value (bin): 0110 0110

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Bit Name

Function

Bits [7:0]

Reserved. Must be set to 0110 0110.

STV2310 데이터시트(PDF) 77 Page - STMicroelectronics

STV2310 데이터시트(HTML) 77 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL