 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STPCATLAS 데이터시트(PDF) 8 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPCATLAS 데이터시트(HTML) 8 Page - STMicroelectronics |
|
|
8 / 111 page  GENERAL DESCRIPTION 8/111 Issue 1.0 - July 24, 2002 1.7. CLOCK TREE The STPC Atlas integrates many features and generates all its clocks from a single 14MHz oscillator. This results in multiple clock domains as described in Figure 1-2. The speed of the PLLs is either fixed (DEVCLK), either programmable by strap option (HCLK) either programmable by software (DCLK, MCLK). When in synchronized mode, MCLK speed is fixed to HCLKO speed and HCLKI is generated from MCLKI. Figure 1-2. STPC Atlas clock architecture Kbd/Mouse IPC SDRAM controller North Bridge 14.31818 MHz XTALO XTALI OSC14M ISACLK 1/4 DEVCLK DEVCLK (24MHz) PLL (14MHz) 1/2 UARTs HCLK PLL PCICLKI PCICLKO South Bridge PWM 1/2 1/3 HCLK DCLK PLL MCLK PLL DCLK MCLKI MCLKO USB CRTC,Video,TFT CPU x2 VCLK 48MHz // Port 1/4 1/2 1/26 1/6 VIP GE, LDE, AFE PCMCIA Local Bus Host ISA HCLKI HCLKO |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
