 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STPCATLAS 데이터시트(PDF) 49 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPCATLAS 데이터시트(HTML) 49 Page - STMicroelectronics |
|
|
49 / 111 page  ELECTRICAL SPECIFICATIONS Issue 1.0 - July 24, 2002 49/111 4.5.2 RESET SEQUENCE Figure 4-4 describes the reset sequence of the STPC, also called warm reset. The constraints on the strap options and the bus activities are the same as for the cold reset. The SYSRSTI# pulse duration must be long enough to have all the strap options stabilized and must be adjusted depending on resistor values. It is mandatory to have a clean reset pulse without glitches as the STPC could then sample invalid strap option setting and enter into an umpredicta- ble mode. While SYSRSTI# is active, the PCI clock PLL runs in open loop mode at a speed of few 100’s KHz. Figure 4-4. Reset timing diagram S trap O ptions SYSRSTI# SYSRSTO # 14 M Hz VA LID CONFIG URATIO N HCLK PCI_CLK 2.3 m s IS AC LK 1.6 V MD[63:0] |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
