 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STPCATLAS 데이터시트(PDF) 37 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPCATLAS 데이터시트(HTML) 37 Page - STMicroelectronics |
|
|
37 / 111 page  STRAP OPTION Issue 1.0 - July 24, 2002 37/111 3.1.3. HCLK PLL STRAP REGISTER This register is read only. HCLK_STRAP0 Access = 0022h/0023h Regoffset =05Fh 76543210 RSV MD[26] MD[25] MD[24] RSV This register defaults to the values sampled on the MD pins after reset Bit Number Sampled Mnemonic Description Bits 7-6 Rsv These bits are fixed to ‘0’ Bits 5-3 MD[26:24] These pins reflect the values sampled on MD[26:24] pins respectively and control the Host clock frequency synthesizer as shown in Table 3-1 Bits 2-0 Rsv Reserved Table 3-1. HCLK Frequency Configuration MD[3] MD[2] MD[26] MD[25] MD[24] HCLK Speed 00 000 25 MHz 00 001 50 MHz 00 010 60 MHz 00 011 66 MHz All other settings are reserved |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
