M306V2EEFS datasheet(43/271 Pages) RENESAS

43 / 271 page

Rev.1.40

Oct 06, 2004 page 43 of 269

M306V2ME-XXXFP, M306V2EEFP

0100

Invalid

Division by 2 mode

1000

Invalid

Division by 4 mode

Invalid

Division by 8 mode

1100

Invalid

Division by 16 mode

0000

Invalid

No-division mode

Invalid

Low-speed mode

Invalid

Low power dissipation mode

2.5.7 Status Transition of BCLK

Power dissipation can be reduced and low-voltage operation achieved by changing the count source for

BCLK. Table 2.5.4 shows the operating modes corresponding to the settings of system clock control

registers 0 and 1.

After a reset, operation defaults to division by 8 mode. When shifting to stop mode, the main clock division

select bit 0 (bit 6 at address 000616) is set to “1”. The following shows the operational modes of internal

clock

φ.

(1) Division by 2 mode

The main clock is divided by 2 to obtain the BCLK.

(2) Division by 4 mode

The main clock is divided by 4 to obtain the BCLK.

(3) Division by 8 mode

The main clock is divided by 8 to obtain the BCLK. Note that oscillation of the main clock must have

stabilized before transferring from this mode to another mode.

(4) Division by 16 mode

The main clock is divided by 16 to obtain the BCLK.

(5) No-division mode

The main clock is used as the BCLK.

(6) Low-speed mode

fC is used as the BCLK. Note that oscillation of both the main and sub clocks must have stabilized

before transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after

the sub clock starts. Therefore, the program must be written to wait until this clock has stabilized

immediately after powering up and after stop mode is cancelled.

(7) Low power dissipation mode

fC is the BCLK and the main clock is stopped.

Note: When switching the count source for BCLK between XIN and XCIN, it needs that the oscillation of

the switched count source is sufficiently stable. Shift after taking the oscillation stabilizing time by

software.

CM17

CM16

CM07

CM06

CM05

CM04

Operating mode of BCLK

Table 2.5.4 Operating modes dictated by settings of system clock control registers 0 and 1

M306V2EEFS 데이터시트(PDF) 43 Page - Renesas Technology Corp

M306V2EEFS 데이터시트(HTML) 43 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL