M306V2EEFS datasheet(75/271 Pages) RENESAS

75 / 271 page

Rev.1.40

Oct 06, 2004 page 75 of 269

M306V2ME-XXXFP, M306V2EEFP

BCLK

Address

bus

RD signal

WR signal

Data

bus

CPU use

Source

Destination

Dummy

cycle

Dummy

cycle

(1) 8-bit transfers

16-bit transfers from even address and the source address is even.

BCLK

Address

bus

RD signal

WR signal

Data

bus

CPU use

Source

Destination

Dummy

cycle

Dummy

cycle

(3) One wait is inserted into the source read under the conditions in (1)

BCLK

Address

bus

RD signal

WR signal

Data

bus

CPU use

Source

Destination

Dummy

cycle

Dummy

cycle

Source + 1

(2) 16-bit transfers and the source address is odd

Transferring 16-bit data on an 8-bit data bus (In this case, there are also two destination write cycles).

BCLK

Address

bus

RD signal

WR signal

Data

bus

CPU use

Source

Destination

Dummy

cycle

Dummy

cycle

Source + 1

(4) One wait is inserted into the source read under the conditions in (2)

(When 16-bit data is transferred on an 8-bit data bus, there are two destination write cycles).

Note: The same timing changes occur with the respective conditions at the destination as at the source.

Figure 2.9.8 Example of the transfer cycles for a source read

M306V2EEFS 데이터시트(PDF) 75 Page - Renesas Technology Corp

M306V2EEFS 데이터시트(HTML) 75 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL