전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M306V2EEFS 데이터시트(PDF) 129 Page - Renesas Technology Corp

부품명 M306V2EEFS
상세설명  SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
PDF  271 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M306V2EEFS 데이터시트(HTML) 129 Page - Renesas Technology Corp

Back Button M306V2EEFS Datasheet HTML 125Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 126Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 127Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 128Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 129Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 130Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 131Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 132Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 133Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 129 / 271 page
background image
Rev.1.40
Oct 06, 2004 page 129 of 269
M306V2ME-XXXFP, M306V2EEFP
Table 2.11.13 Multi-master I2C-BUS Interface Functions
Item
Function
Format
In conformity with Philips I2C-BUS standard:
10-bit addressing format
7-bit addressing format
High-speed clock mode
Standard clock mode
Communication mode
In conformity with Philips I2C-BUS standard:
Master transmission Master reception
Slave transmission
Slave reception
SCL clock frequencyn
16.1 kHz to 400 kHz (at BCLK = 10 MHz)
Note : We are not responsible for any third party’s infringement of patent rights or other rights attributable
to the use of the control function (bits 6 and 7 of the I2C control register at address 027D16) for
connections between the I2C-BUS interface 0 and ports (SCL1, SCL2, SDA1, SDA2).
2.11.6 Multi-master I2C-BUS Interface 0 and Multi-master I2C-BUS Interface 1
The multi-master I2C-BUS interface 0 and 1 have each dedicated circuit and operate independently.
The multi-master I2C-BUS interface i is a serial communications circuit, conforming to the Philips I2C-
BUS data transfer format. This interface i, offering both arbitration lost detection and a synchronous
functions, is useful for the multi-master serial communications.
Figures 2.11.32 and 2.11.33 show a block diagram of the multi-master I2C-BUS interface i and Table
2.11.13 shows multi-master I2C-BUS interface i functions.
This multi-master I2C-BUS interface i consists of the I2Ci address register, the I2Ci data shift register, the
I2Ci clock control register, the I2Ci control register, the I2Ci status register, the I2Ci port selection register
and other control circuits.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com