전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M306V2EEFS 데이터시트(PDF) 170 Page - Renesas Technology Corp

부품명 M306V2EEFS
상세설명  SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
PDF  271 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M306V2EEFS 데이터시트(HTML) 170 Page - Renesas Technology Corp

Back Button M306V2EEFS Datasheet HTML 166Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 167Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 168Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 169Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 170Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 171Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 172Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 173Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 174Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 170 / 271 page
background image
Rev.1.40
Oct 06, 2004 page 170 of 269
M306V2ME-XXXFP, M306V2EEFP
2.14.5 Timing Signal Generating Circuit
This circuit generates a reference clock which is 832 times as large as the horizontal synchronous signal
frequency. It also generates various timing signals on the basis of the reference clock, horizontal syn-
chronous signal and vertical synchronizing signal. The circuit operates by setting bit 0 of data slicer
control register 1 (address 026016) to “1.”
The reference clock can be used as a display clock for OSD function in addition to the data slicer. The
HSYNC signal can be used as a count source instead of the composite sync signal. However, when the
HSYNC signal is selected, the data slicer cannot be used. A count source of the reference clock can be
selected by bit 2 of data slicer control register 1 (address 026016).
For the pins HLF, connect a resistor and a capacitor as shown in Figure 2.14.1 Make the length of wiring
which is connected to these pins as short as possible so that a leakage current may not be generated.
Note: It takes a few tens of milliseconds until the reference clock becomes stable after the data slicer and
the timing signal generating circuit are started. In this period, various timing signals, Hsep signals
and Vsep signals become unstable. For this reason, take stabilization time into consideration
when programming.
Figure 2.14.7 Determination of v-pulse waveform
Composite
sync signal
A
B
0
1
1
Bit 5 of DSC2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com