전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

R8C2K 데이터시트(PDF) 119 Page - Renesas Technology Corp

부품명 R8C2K
상세설명  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  471 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C2K 데이터시트(HTML) 119 Page - Renesas Technology Corp

Back Button R8C2K Datasheet HTML 115Page - Renesas Technology Corp R8C2K Datasheet HTML 116Page - Renesas Technology Corp R8C2K Datasheet HTML 117Page - Renesas Technology Corp R8C2K Datasheet HTML 118Page - Renesas Technology Corp R8C2K Datasheet HTML 119Page - Renesas Technology Corp R8C2K Datasheet HTML 120Page - Renesas Technology Corp R8C2K Datasheet HTML 121Page - Renesas Technology Corp R8C2K Datasheet HTML 122Page - Renesas Technology Corp R8C2K Datasheet HTML 123Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 471 page
background image
R8C/2K Group, R8C/2L Group
12. Interrupts
Rev.1.10
Dec 21, 2007
Page 102 of 450
REJ09B0406-0110
12.1.6
Interrupt Control
The following describes enabling and disabling the maskable interrupts and setting the priority for
acknowledgement. The explanation does not apply to nonmaskable interrupts.
Use the I flag in the FLG register, IPL, and bits ILVL2 to ILVL0 in each interrupt control register to enable or
disable maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control
register.
Figure 12.3 shows the Interrupt Control Register, Figure 12.4 shows Registers TRCIC, TRD0IC, and TRD1IC
and Figure 12.5 shows the INTiIC Register.
Figure 12.3
Interrupt Control Register
Interrupt Control Register
(2)
Address
After Reset
004Bh
XXXXX000b
004Ch
XXXXX000b
004Dh
XXXXX000b
004Eh
XXXXX000b
0051h
XXXXX000b
0052h
XXXXX000b
0056h
XXXXX000b
0058h
XXXXX000b
Bit Symbol
Function
RW
NOTES:
1.
2.
Symbol
ADIC
Bit Name
Interrupt priority level select bits
TRBIC
S2TIC
S2RIC
TRAIC
KUPIC
S0TIC
S0RIC
Rew rite the interrupt control register w hen the interrupt request w hich is applicable for the register is not generated.
Refer to 12.6.5 Changing Interrupt Control Register Contents.
b7 b6 b5 b4 b3 b2 b1 b0
RW
b2 b1 b0
0 0 0 : Level 0 (interrupt disable)
0 0 1 : Level 1
0 1 0 : Level 2
0 1 1 : Level 3
1 0 0 : Level 4
1 0 1 : Level 5
1 1 0 : Level 6
1 1 1 : Level 7
ILVL1
RW
ILVL2
RW
ILVL0
Only 0 can be w ritten to the IR bit. Do not w rite 1.
IR
0 : Requests no interrupt
1 : Requests interrupt
RW(1)
—
(b7-b4)
—
Nothing is assigned. If necessary, set to 0.
When read, the content is undefined.
Interrupt request bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com