R8C2K datasheet(257/471 Pages) RENESAS

257 / 471 page

R8C/2K Group, R8C/2L Group

16. Timers

Rev.1.10

Dec 21, 2007

Page 240 of 450

REJ09B0406-0110

16.4.5.1

Digital Filter

The TRDIOji input is sampled, and when the sampled input level matches 3 times, its level is determined.

Select the digital filter function and sampling clock by the TRDDFi register.

Figure 16.82 shows a Block Diagram of Digital Filter.

Figure 16.82

Block Diagram of Digital Filter

Clock period selected by

bits TCK2 to TCK0 or

bits DFCK1 to DFCK0

Sampling clock

TRDIOji input signal

Input signal through

digital filtering

Transmission cannot be

performed without 3-time match

because the input signal is

assumed to be noise.

Signal transmission delayed

up to 5-sampling clock

Recognition of the

signal change with

3-time match

i = 0 or 1, j = either A, B, C, or D

TCK0 to TCK2: Bits in TRDCRi register

DFCK0 to DFCK1 and DFj: Bits in TRDDF register

IOA0 to IOA2 and IOB0 to IOB2: Bits in TRDIORAi register

IOC0 to IOC3 and IOD0 to IOD3: Bits in TRDIORCi register

Latch

Match

detection

circuit

Edge detection

circuit

DFj

Sampling clock

IOA2 to IOA0

IOB2 to IOB0

IOC3 to IOC0

IOD3 to IOD0

DFCK1 to DFCK0

TRDIOji input signal

f32

Latch

Timer RD operation clock

f1, fOCO40M)

Count source

= 101b

= 100b

= 011b

= 110b

= 010b

= 001b

fOCO40M

f32

TRDCLK

= 000b

= 00b

= 01b

= 10b

= 11b

TCK2 to TCK0

R8C2K 데이터시트(PDF) 257 Page - Renesas Technology Corp

R8C2K 데이터시트(HTML) 257 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL