전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AFE5804 데이터시트(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
부품명 AFE5804
상세설명  FULLY-INTEGRATED, 8-CHANNEL ANALOG FRONT-END FOR ULTRASOUND 0.89nV/?숰z, 12-Bit, 40MSPS, 101mW/Channel
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

AFE5804 데이터시트(HTML) 6 Page - Texas Instruments

Back Button AFE5804 Datasheet HTML 2Page - Texas Instruments AFE5804 Datasheet HTML 3Page - Texas Instruments AFE5804 Datasheet HTML 4Page - Texas Instruments AFE5804 Datasheet HTML 5Page - Texas Instruments AFE5804 Datasheet HTML 6Page - Texas Instruments AFE5804 Datasheet HTML 7Page - Texas Instruments AFE5804 Datasheet HTML 8Page - Texas Instruments AFE5804 Datasheet HTML 9Page - Texas Instruments AFE5804 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 60 page
background image
DIGITAL CHARACTERISTICS
AFE5804
SBOS442A – JUNE 2008 – REVISED SEPTEMBER 2008 ................................................................................................................................................ www.ti.com
DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level
'0' or '1'. At CLOAD = 5pF
(1), I
OUT = 3.5mA
(2), R
LOAD = 100Ω
(2), and no internal termination, unless otherwise noted.
AFE5804
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DIGITAL INPUTS
High-level input voltage
1.4
3.3
V
Low-level input voltage
0
0.3
V
High-level input current
10
µA
Low-level input current(3)
–10
µA
Input capacitance
3
pF
LVDS OUTPUTS
High-level output voltage
1375
mV
Low-level output voltage
1025
mV
Output differential voltage, |VOD|
350
mV
VOS output offset voltage
(2)
Common-mode voltage of OUTP and OUTM
1200
mV
Output capacitance inside the device, from either
Output capacitance
2
pF
output to ground
1x (clock
FCLKP and FCLKM
10
50
MHz
rate)
6x (clock
LCLKP and LCLKM
60
300
MHz
rate)
CLOCK
Clock input rate
10
50
MSPS
Clock duty cycle
50
%
Clock input amplitude, differential
Sine-wave, ac-coupled
3
VPP
(VCLKP – VCLKM)
LVPECL, ac-coupled
1.6
VPP
LVDS, ac-coupled
0.7
VPP
Clock input amplitude, single-ended
(VCLKP)
High-level input voltage, VIH
CMOS
2.2
V
Low-level input voltage, VIL
CMOS
0.6
V
(1)
CLOAD is the effective external single-ended load capacitance between each output pin and ground.
(2)
IOUT refers to the LVDS buffer current setting; RLOAD is the differential load resistance between the LVDS output pair.
(3)
Except pin J3 (INT/EXT), which has an internal pull-up resistor (52k
Ω) to 3.3V.
6
Submit Documentation Feedback
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): AFE5804



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com