| 전자부품 데이터시트 검색엔진 |
|
AFE5804 데이터시트(PDF) 30 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AFE5804 데이터시트(HTML) 30 Page - Texas Instruments |
|
30 / 60 page ![]() D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 A7 A6 A5 A4 A3 A2 A1 A0 CS SCLK SDATA DatalatchedonrisingedgeofSCLK StartSequence EndSequence t 6 t 4 t 2 t 7 t 3 t 5 t 1 Internally-Generated VCA Control Signals D0 D39 VCA_SDATA VCA_SCLK AFE5804 SBOS442A – JUNE 2008 – REVISED SEPTEMBER 2008 ................................................................................................................................................ www.ti.com SERIAL INTERFACE TIMING AFE5804 PARAMETER DESCRIPTION MIN TYP MAX UNIT t1 SCLK period 50 ns t2 SCLK high time 20 ns t3 SCLK low time 20 ns t4 Data setup time 5 ns t5 Data hold time 5 ns t6 CS fall to SCLK rise 8 ns t7 Time between last SCLK rising edge to CS rising edge 8 ns VCA_SCLK and VCA_SDATA signals are generated if: • Registers with address 16, 17, or 18 (hex) are written to, and • EN_SM pin is HIGH 30 Submit Documentation Feedback Copyright © 2008, Texas Instruments Incorporated Product Folder Link(s): AFE5804 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |