전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M16C/29 데이터시트(PDF) 176 Page - Renesas Technology Corp

부품명 M16C/29
상세설명  RENESAS MCU M16C FAMILY / M16C/Tiny SERIES
PDF  499 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M16C/29 데이터시트(HTML) 176 Page - Renesas Technology Corp

Back Button M16C/29 Datasheet HTML 172Page - Renesas Technology Corp M16C/29 Datasheet HTML 173Page - Renesas Technology Corp M16C/29 Datasheet HTML 174Page - Renesas Technology Corp M16C/29 Datasheet HTML 175Page - Renesas Technology Corp M16C/29 Datasheet HTML 176Page - Renesas Technology Corp M16C/29 Datasheet HTML 177Page - Renesas Technology Corp M16C/29 Datasheet HTML 178Page - Renesas Technology Corp M16C/29 Datasheet HTML 179Page - Renesas Technology Corp M16C/29 Datasheet HTML 180Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 176 / 499 page
background image
13. Timer S
p
u
o
r
G
9
2
/
C
6
1
M
page 152
8
5
4
f
o
7
0
0
2
,
0
3
.r
a
M
2
1
.
1
.
v
e
R
2
1
1
0
-
1
0
1
0
B
9
0
J
E
R
Table 13.3 Base Timer Associated Register Settings (Time Measurement Function, Waveform
Generation Function, Communication Function)
Register
Bit
Function
G1BCR0
BCK1 to BCK0
Select a count source
RST4
Select base timer reset timing
IT
Select the base timer overflow
G1BCR1
RST2 to RST1
Select base timer reset timing
BTS
Used to start the base timer
UD1 to UD0
Select how to count
G1BT
-
Read or write base timer value
G1DV
-
Divide ratio of a count source
Set the following registers to set the RST1 bit to 1 (base timer reset by matching the base timer with the G1PO0 register)
G1POCR0
MOD1 to MOD0
Set to 002 (single-phase waveform output mode)
G1PO0
-
Set reset cycle
G1FS
FSC0
Set to 0 (waveform generating function)
G1FE
IFE0
Set to 1 (channel operation start)
Figure 13.11 Base Timer Block Diagram
(n+1) divider
RST4
RST1
RST2
Matched with G1BTRR
Matched with G1PO0 register
Base timer
b14 b15
Base timer
overflow request
BCK1 to BCK0
IT
BTS bit in G1BCR1 register
Two-phase pulse input
Overflow signal
Input "L" to INT1 pin
Base timer reset
11
10
0
1
fBT1
NOTE:
1. Divider is reset when the BTS bit is set to 0.
IT, RST4, BCK1 to BCK0: Bits in the G1BCR0 register
RST2 to RST1: Bits in the G1BCR1 register
(Note 1)
f1 or f2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com