| 전자부품 데이터시트 검색엔진 |
|
M16C/29 데이터시트(PDF) 218 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M16C/29 데이터시트(HTML) 218 Page - Renesas Technology Corp |
|
218 / 499 page ![]() 14.Serial I/O p u o r G 9 2 / C 6 1 M page 194 8 5 4 f o 7 0 0 2 , 0 3 .r a M 2 1 . 1 . v e R 2 1 1 0 - 1 0 1 0 B 9 0 J E R Transfer clock “H” “L” D0 D1 D2 D3 D4 D5 D6 D7 PSP ST TxD2 (no reverse) “H” “L” TxD2 (reverse) SP ST D3 D4 D5 D6 D7 P D0 D1 D2 “H” “L” (1) When the U2LCH bit in the U2C1 register is set to 0 (no reverse) (2) When the U2LCH bit in the U2C1 register is set 1 (reverse) Transfer clock “H” “L” NOTE: 1. This applies to the case where the CKPOL bit in the U2C0 register is set to 0 (transmit data output at the falling edge of the transfer clock), the UFORM bit in the U2C0 register is set to 0 (LSB first), the STPS bit in the U2MR register is set to 0 (1 stop bit) and the PRYE bit in the U2MR register is set to 1 (parity ST: Start bit P: Parity bit SP: Stop bit (1) When the IOPOL bit in the U2MR register is set to 0 (no reverse) (2) When the IOPOL bit in the U2MR register is set to 1 (reverse) ST: Start bit P: Parity bit SP: Stop bit D0 D1 D2 D3 D4 D5 D6 D7 PSP ST SP ST D3 D4 D5 D6 D7 P D0 D1 D2 D0 D1 D2 D3 D4 D5 D6 D7 PSP ST “H” SP ST D3 D4 D5 D6 D7 P D0 D1 D2 Transfer clock TxD2 (no reverse) RxD2 (no reverse) Transfer clock TxD2 (reverse) RxD2 (reverse) “L” “H” “L” “H” “L” “H” “L” “H” “L” “H” “L” NOTE: 1. This applies to the case where the UFORM bit in the U2C0 register is set to 0 (LSB first), the STPS bit in the U2MR register is set to 0 (1 stop bit) and the PRYE bit in the U2MR register is set to 1 (parity enabled). 14.1.2.4 Serial Data Logic Switching Function (UART2) The data written to the U2TB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the U2RB register. Figure 14.19 shows serial data logic. Figure 14.19 Serial Data Logic Switching 14.1.2.5 TxD and RxD I/O Polarity Inverse Function (UART2) This function inverses the polarities of the TXD2 pin output and RXD2 pin input. The logic levels of all input/output data (including the start, stop and parity bits) are inversed. Figure 14.20 shows the TXD pin output and RXD pin input polarity inverse. Figure 14.20 TXD and RXD I/O Polarity Inverse |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |