전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HD6432351 데이터시트(PDF) 159 Page - Renesas Technology Corp

부품명 HD6432351
상세설명  16-Bit Single-Chip Microcomputer
PDF  1025 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432351 데이터시트(HTML) 159 Page - Renesas Technology Corp

Back Button HD6432351 Datasheet HTML 155Page - Renesas Technology Corp HD6432351 Datasheet HTML 156Page - Renesas Technology Corp HD6432351 Datasheet HTML 157Page - Renesas Technology Corp HD6432351 Datasheet HTML 158Page - Renesas Technology Corp HD6432351 Datasheet HTML 159Page - Renesas Technology Corp HD6432351 Datasheet HTML 160Page - Renesas Technology Corp HD6432351 Datasheet HTML 161Page - Renesas Technology Corp HD6432351 Datasheet HTML 162Page - Renesas Technology Corp HD6432351 Datasheet HTML 163Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 159 / 1025 page
background image
Section 6 Bus Controller
Rev. 3.00 Sep 15, 2006 page 125 of 988
REJ09B0330-0300
Name
Symbol
I/O
Function
Chip select 7
CS7
Output
Strobe signal indicating that area 7 is
selected.
Upper column address strobe
CAS
Output
2-CAS DRAM upper column address
strobe signal.
Lower column strobe
LCAS
Output
DRAM lower column address strobe signal.
Wait
WAIT
Input
Wait request signal when accessing
external 3-state access space.
Bus request
BREQ
Input
Request signal that releases bus to
external device.
Bus request acknowledge
BACK
Output
Acknowledge signal indicating that bus has
been released.
Bus request output
BREQO
Output
External bus request signal used when
internal bus master accesses external
space when external bus is released.
6.1.4
Register Configuration
Table 6.2 summarizes the registers of the bus controller.
Table 6.2
Bus Controller Registers
Initial Value
Name
Abbreviation
R/W
Power-On
Reset
Manual
Reset
Address*
1
Bus width control register
ABWCR
R/W
H'FF/H'00*
2 Retained
H'FED0
Access state control register
ASTCR
R/W
H'FF
Retained
H'FED1
Wait control register H
WCRH
R/W
H'FF
Retained
H'FED2
Wait control register L
WCRL
R/W
H'FF
Retained
H'FED3
Bus control register H
BCRH
R/W
H'D0
Retained
H'FED4
Bus control register L
BCRL
R/W
H'3C
Retained
H'FED5
Memory control register
MCR
R/W
H'00
Retained
H'FED6
DRAM control register
DRAMCR
R/W
H'00
Retained
H'FED7
Refresh timer/counter
RTCNT
R/W
H'00
Retained
H'FED8
Refresh time constant register
RTCOR
R/W
H'FF
Retained
H'FED9
Notes: 1. Lower 16 bits of the address.
2. Determined by the MCU operating mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com