| 전자부품 데이터시트 검색엔진 |
|
HD6432351 데이터시트(PDF) 209 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6432351 데이터시트(HTML) 209 Page - Renesas Technology Corp |
|
209 / 1025 page ![]() Section 6 Bus Controller Rev. 3.00 Sep 15, 2006 page 175 of 988 REJ09B0330-0300 (2) Self-Refreshing A self-refresh mode (battery backup mode) is provided for DRAM as a kind of standby mode. In this mode, refresh timing and refresh addresses are generated within the DRAM. To select self-refreshing, set the RFSHE bit and RMODE bit in DRAMCR to 1. Then, when a SLEEP instruction is executed to enter software standby mode, the CAS and RAS signals are output and DRAM enters self-refresh mode, as shown in figure 6.27. When software standby mode is exited, the RMODE bit is cleared to 0 and self-refresh mode is cleared. When switching to software standby mode, if there is a CBR refresh request, CBR refreshing is executed before self-refresh mode is entered. TRp φ CSn (RAS) TRcr CAS, LCAS HWR (WE) TRc3 Software standby Note: n = 2 to 5 High Figure 6.27 Self-Refresh Timing (When CW2 = 1, or CW2 = 0 and LCASS = 0) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |