HD6432351 datasheet(253/1025 Pages) RENESAS

253 / 1025 page

Section 7 DMA Controller (DMAC)

Rev. 3.00 Sep 15, 2006 page 219 of 988

REJ09B0330-0300

Bit 13—Source Address Increment/Decrement Enable (SAIDE): These bits specify whether

source address register MARA is to be incremented, decremented, or left unchanged, when data

transfer is performed.

Bit 14

SAID

Bit 13

SAIDE

Description

MARA is fixed

(Initial value)

MARA is incremented after a data transfer

• When DTSZ = 0, MARA is incremented by 1 after a transfer

• When DTSZ = 1, MARA is incremented by 2 after a transfer

MARA is fixed

MARA is decremented after a data transfer

• When DTSZ = 0, MARA is decremented by 1 after a transfer

• When DTSZ = 1, MARA is decremented by 2 after a transfer

Bit 12—Block Direction (BLKDIR)

Bit 11—Block Enable (BLKE): These bits specify whether normal mode or block transfer mode

is to be used. If block transfer mode is specified, the BLKDIR bit specifies whether the source side

or the destination side is to be the block area.

Bit 12

BLKDIR

Bit 11

BLKE

Description

Transfer in normal mode

(Initial value)

Transfer in block transfer mode, destination side is block area

Transfer in normal mode

Transfer in block transfer mode, source side is block area

For operation in normal mode and block transfer mode, see section 7.5, Operation.

Bits 10 to 7—Reserved: Can be read or written to.

HD6432351 데이터시트(PDF) 253 Page - Renesas Technology Corp