HD6432351 datasheet(300/1025 Pages) RENESAS

300 / 1025 page

Section 7 DMA Controller (DMAC)

Rev. 3.00 Sep 15, 2006 page 266 of 988

REJ09B0330-0300

Full Address Mode (Burst Mode)

Figure 7.21 shows a transfer example in which

TEND output is enabled and word-size full address

mode transfer (burst mode) is performed from external 16-bit, 2-state access space to external 16-

bit, 2-state access space.

DMA

read

Address bus

LWR

TEND

HWR

Bus release

DMA

write

DMA

dead

DMA

read

DMA

write

DMA

read

DMA

write

Bus release

Burst transfer

Last transfer cycle

Figure 7.21 Example of Full Address Mode (Burst Mode) Transfer

In burst mode, one-byte or one-word transfers are executed consecutively until transfer ends.

In the transfer end cycle (the cycle in which the transfer counter reaches 0), a one-state DMA dead

cycle is inserted after the DMA write cycle.

If a request from another higher-priority channel is generated after burst transfer starts, that

channel has to wait until the burst transfer ends.

If an NMI is generated while a channel designated for burst transfer is in the transfer enabled state,

the DTME bit is cleared and the channel is placed in the transfer disabled state. If burst transfer

has already been activated inside the DMAC, the bus is released on completion of a one-byte or

one-word transfer within the burst transfer, and burst transfer is suspended. If the last transfer

cycle of the burst transfer has already been activated inside the DMAC, execution continues to the

end of the transfer even if the DTME bit is cleared.

HD6432351 데이터시트(PDF) 300 Page - Renesas Technology Corp

HD6432351 데이터시트(HTML) 300 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL