HD64F2149YV datasheet(461/1075 Pages) RENESAS

461 / 1075 page

Section 15 Serial Communication Interface (SCI, IrDA)

Rev. 3.00 Jan 18, 2006 page 433 of 1044

REJ09B0280-0300

Bit 5—Parity Enable (PE): In asynchronous mode, selects whether or not parity bit addition is

performed in transmission, and parity bit checking in reception. In synchronous mode, or when a

multiprocessor format is used, parity bit addition and checking is not performed, regardless of the

PE bit setting.

Bit 5

Description

Parity bit addition and checking disabled

(Initial value)

Parity bit addition and checking enabled*

Note:

When the PE bit is set to 1, the parity (even or odd) specified by the O/

E bit is added to

transmit data before transmission. In reception, the parity bit is checked for the parity

(even or odd) specified by the O/

E bit.

Bit 4—Parity Mode (O/

EEEE): Selects either even or odd parity for use in parity addition and

checking.

The O/

E bit setting is only valid when the PE bit is set to 1, enabling parity bit addition and

checking, in asynchronous mode. The O/

E bit setting is invalid in synchronous mode, when parity

bit addition and checking is disabled in asynchronous mode, and when a multiprocessor format is

used.

Bit 4

Description

Even parity*

(Initial value)

Odd parity*

Notes: 1. When even parity is set, parity bit addition is performed in transmission so that the total

number of 1 bits in the transmit character plus the parity bit is even.

In reception, a check is performed to see if the total number of 1 bits in the receive

character plus the parity bit is even.

2. When odd parity is set, parity bit addition is performed in transmission so that the total

number of 1 bits in the transmit character plus the parity bit is odd.

In reception, a check is performed to see if the total number of 1 bits in the receive

character plus the parity bit is odd.

Bit 3—Stop Bit Length (STOP): Selects 1 or 2 bits as the stop bit length in asynchronous mode.

The STOP bit setting is only valid in asynchronous mode. If synchronous mode is set the STOP

bit setting is invalid since stop bits are not added.

HD64F2149YV 데이터시트(PDF) 461 Page - Renesas Technology Corp

HD64F2149YV 데이터시트(HTML) 461 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL