HD64F2149YV datasheet(670/1075 Pages) RENESAS

670 / 1075 page

Section 18B Host Interface LPC Interface (LPC)

Rev. 3.00 Jan 18, 2006 page 642 of 1044

REJ09B0280-0300

Table 18B.5 Scope of HIF Pin Shutdown

Abbreviation

Port

Scope of

Shutdown

I/O

Notes

LAD3 to LAD0

P33–P30

I/O

Hi-Z

LFRAME

P34

Input

Hi-Z

LRESET

P35

Input

LPC hardware reset function is active

LCLK

P36

Input

Hi-Z

SERIRQ

P37

I/O

Hi-Z

LSCI

PB1

∆

I/O

Hi-Z, only when LSCIE = 1

LSMI

PB0

∆

I/O

Hi-Z, only when LSMIE = 1

PME

P80

∆

I/O

Hi-Z, only when PMEE = 1

GA20

P81

∆

I/O

Hi-Z, only when FGA20E = 1

CLKRUN

P82

I/O

Hi-Z

LPCPD

P83

Input

Needed to clear shutdown state

Legend:

O: Pins shut down by the shutdown function

∆: Pins shut down only when the HIF (LPC) function is selected by register setting

X: Pins not shut down

In the LPC shutdown state, the LPC’s internal state and some register bits are initialized. The

order of priority of LPC shutdown and reset states is as follows.

1. System reset (reset by

STBY or RES pin input, or WDT0 overflow)

•

All register bits, including bits LPC3E to LPC1E, are initialized.

2. LPC hardware reset (reset by

LRESET pin input)

•

LRSTB, SDWNE, and SDWNB bits are cleared to 0.

3. LPC software reset (reset by LRSTB)

•

SDWNE and SDWNB bits are cleared to 0.

4. LPC hardware shutdown

•

SDWNB bit is cleared to 0.

5. LPC software shutdown

The scope of the initialization in each mode is shown in table 18B.6.

HD64F2149YV 데이터시트(PDF) 670 Page - Renesas Technology Corp

HD64F2149YV 데이터시트(HTML) 670 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL