| 전자부품 데이터시트 검색엔진 |
|
HD64F2149YV 데이터시트(PDF) 770 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD64F2149YV 데이터시트(HTML) 770 Page - Renesas Technology Corp |
|
770 / 1075 page ![]() Section 23 Clock Pulse Generator Rev. 3.00 Jan 18, 2006 page 742 of 1044 REJ09B0280-0300 Table 23.5 External Clock Output Settling Delay Time Conditions: V CC = 2.7 V to 3.6 V, AVCC = 2.7 V to 3.6 V, VSS = AVSS = 0 V Item Symbol Min Max Unit Notes External clock output settling delay time t DEXT* 500 — µs Figure 23.7 Note: * t DEXT includes RES pulse width (tRESW). tDEXT* RES (internal or external) EXTAL STBY VCC 2.7V VIH φ Note: * tDEXT includes RES pulse width (tRESW). Figure 23.7 External Clock Output Settling Delay Timing |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |