HD64F2149YV datasheet(782/1075 Pages) RENESAS

782 / 1075 page

Section 24 Power-Down State

Rev. 3.00 Jan 18, 2006 page 754 of 1044

REJ09B0280-0300

Bit 7

DTON

Description

When a SLEEP instruction is executed in high-speed mode or medium-speed mode,

a transition is made to sleep mode, software standby mode, or watch mode*

When a SLEEP instruction is executed in subactive mode, a transition is made to

subsleep mode or watch mode

(Initial value)

When a SLEEP instruction is executed in high-speed mode or medium-speed mode,

a transition is made directly to subactive mode*, or a transition is made to sleep mode

or software standby mode

When a SLEEP instruction is executed in subactive mode, a transition is made directly

to high-speed mode, or a transition is made to subsleep mode

Note:

When a transition is made to watch mode or subactive mode, high-speed mode must

be set.

Bit 6—Low-Speed On Flag (LSON): Determines the operating mode in combination with other

control bits when making a power-down transition by executing a SLEEP instruction. Also

controls whether a transition is made to high-speed mode or to subactive mode when watch mode

is cleared.

Bit 6

LSON

Description

When a SLEEP instruction is executed in high-speed mode or medium-speed mode,

a transition is made to sleep mode, software standby mode, or watch mode*

When a SLEEP instruction is executed in subactive mode, a transition is made to

watch mode, or directly to high-speed mode

After watch mode is cleared, a transition is made to high-speed mode

(Initial value)

When a SLEEP instruction is executed in high-speed mode a transition is made to

watch mode or subactive mode*

When a SLEEP instruction is executed in subactive mode, a transition is made to

subsleep mode or watch mode

After watch mode is cleared, a transition is made to subactive mode

Note:

When a transition is made to watch mode or subactive mode, high-speed mode must

be set.

Bit 5—Noise Elimination Sampling Frequency Select (NESEL): Selects the frequency at which

the subclock (

SUB) input from the EXCL pin is sampled with the clock (φ) generated by the system

clock oscillator. When

φ = 5 MHz or higher, clear this bit to 0.

HD64F2149YV 데이터시트(PDF) 782 Page - Renesas Technology Corp

HD64F2149YV 데이터시트(HTML) 782 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL