| 전자부품 데이터시트 검색엔진 |
|
HD64F2149YV 데이터시트(PDF) 922 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD64F2149YV 데이터시트(HTML) 922 Page - Renesas Technology Corp |
|
922 / 1075 page ![]() Appendix B Internal I/O Registers Rev. 3.00 Jan 18, 2006 page 894 of 1044 REJ09B0280-0300 MRA—DTC Mode Register A H'EC00–H'EFFF DTC 7 SM1 Undefined — 6 SM0 Undefined — 5 DM1 Undefined — 4 DM0 Undefined — 3 MD1 Undefined — 0 Sz Undefined — 2 MD0 Undefined — 1 DTS Undefined — Bit Initial value Read/Write DTC data transfer size 0 Byte-size transfer 1 Word-size transfer DTC transfer mode select 0 Destination side is repeat area or block area 1 Source side is repeat area or block area DTC mode 0 Normal mode Repeat mode 0 1 1 Block transfer mode 0 — 1 Destination address mode 0 DAR is fixed DAR is incremented after a transfer (by 1 when Sz = 0; by 2 when Sz = 1) — 0 1 DAR is decremented after a transfer (by 1 when Sz = 0; by 2 when Sz = 1) 1 Source address mode 0 SAR is fixed SAR is incremented after a transfer (by 1 when Sz = 0; by 2 when Sz = 1) — 0 1 SAR is decremented after a transfer (by 1 when Sz = 0; by 2 when Sz = 1) 1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |