HD64F2149YV datasheet(929/1075 Pages) RENESAS

부품명	HD64F2149YV

상세설명	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1075 Pages

Scroll/Zoom	100%

제조업체	RENESAS [Renesas Technology Corp]

홈페이지	http://www.renesas.com

Logo

929 / 1075 page

Appendix B Internal I/O Registers

Rev. 3.00 Jan 18, 2006 page 901 of 1044

REJ09B0280-0300

STR1—Status Register 1

H'FE3A

HIF (LPC)

STR2—Status Register 2

H'FE3E

HIF (LPC)

DBU17

R/W

DBU16

R/W

DBU15

R/W

DBU14

R/W

OBF1

R/(W)*

DBU12

R/W

IBF1

Bit

Initial value

Slave Read/Write

Host Read/Write

• STR1

DBU27

R/W

DBU26

R/W

DBU25

R/W

DBU24

R/W

OBF2

R/(W)*

DBU22

R/W

IBF2

Bit

Initial value

Slave Read/Write

Host Read/Write

• STR2

Output data register full

[Clearing condition]

Host reads ODR using I/O read cycle,

or slave writes 0 to OBF bit

[Setting condition]

Slave writes to ODR

Input data register full

[Clearing condition]

Slave reads IDR

[Setting condition]

Host writes to IDR using I/O write cycle

Command/data

Input data register (IDR) contents are data

Input data register (IDR) contents are a command

Note: * Only 0 can be written, to clear the flag.

User-defined bits

HD64F2149YV 데이터시트(PDF) 929 Page - Renesas Technology Corp

HD64F2149YV 데이터시트(HTML) 929 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL