H8SXSLASH1663M datasheet(920/1504 Pages) RENESAS

부품명	H8SX/1663M

상세설명	Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series

PDF	1504 Pages

Scroll/Zoom	100%

제조업체	RENESAS [Renesas Technology Corp]

홈페이지	http://www.renesas.com

Logo

920 / 1504 page

Section 19 Serial Communication Interface (SCI, IrDA, CRC)

Rev. 2.00 Sep. 24, 2008 Page 888 of 1468

REJ09B0412-0200

Bit

Bit Name

Initial

Value

R/W

Description

FER

R/(W)* Framing Error

Indicates that a framing error has occurred during

reception in asynchronous mode and the reception ends

abnormally.

[Setting condition]

• When the stop bit is 0

In 2-stop-bit mode, only the first stop bit is checked

whether it is 1 but the second stop bit is not checked.

Note that receive data when the framing error occurs

is transferred to RDR, however, the RDRF flag is not

set. In addition, when the FER flag is being set to 1,

the subsequent serial reception cannot be performed.

In clocked synchronous mode, serial transmission

also cannot continue.

[Clearing condition]

• When 0 is written to FER after reading FER = 1

(When the CPU is used to clear this flag by writing 0

while the corresponding interrupt is enabled, be sure

to read the flag after writing 0 to it.)

Even when the RE bit in SCR is cleared, the FER flag

is not affected and retains its previous value.

H8SX/1663M 데이터시트(PDF) 920 Page - Renesas Technology Corp