전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

H8SX/1663M 데이터시트(PDF) 116 Page - Renesas Technology Corp

부품명 H8SX/1663M
상세설명  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663M 데이터시트(HTML) 116 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 112Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 113Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 114Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 115Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 116Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 117Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 118Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 119Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 120Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 116 / 1504 page
background image
Section 3 MCU Operating Modes
Rev. 2.00 Sep. 24, 2008 Page 84 of 1468
REJ09B0412-0200
Bit
Bit Name
Initial
Value
R/W
Descriptions
10
Undefined
*
1
R
Reserved
This bit is fixed at 1 in on-chip ROM enabled mode, and
0 in on-chip ROM disabled mode. This bit cannot be
changed.
9
EXPE
Undefined
*
1
R/W
External Bus Mode Enable
Selects external bus mode. In external extended mode,
this bit is fixed 1 and cannot be changed. In single-chip
mode, the initial value of this bit is 0, and can be read
from or written to when PCKJE = 0. Do not write to this
bit when PCKJE = 1*
2.
When writing 0 to this bit after reading EXPE = 1, an
external bus cycle should not be executed.
The external bus cycle may be carried out in parallel
with the internal bus cycle depending on the setting of
the write data buffer function, refresh control function
and EXDMAC bus right release state and others.
0: External bus disabled
1: External bus enabled
8
RAME
1
R/W
RAM Enable
Enables or disables the on-chip RAM. This bit is
initialized when the reset state is released. Do not write
0 during access to the on-chip RAM.
0: On-chip RAM disabled
1: On-chip RAM enabled
7 to 2
All 0
R/W
Reserved
These bits are always read as 0. The write value should
always be 0.
1
DTCMD
1
R/W
DTC Mode Select
Selects DTC operating mode.
0: DTC is in full-address mode
1: DTC is in short address mode
0
1
R/W
Reserved
This bit is always read as 1. The write value should
always be 1.
Notes: 1. The initial value depends on the LSI initiation mode.
2. For details on the settings of the EXPE and PCJKE bits when the external address
space is in use, see section 13.3.12, Port Function Control Register D (PFCRD).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com