전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M32C/86 데이터시트(PDF) 383 Page - Renesas Technology Corp

부품명 M32C/86
상세설명  RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  505 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/86 데이터시트(HTML) 383 Page - Renesas Technology Corp

Back Button M32C/86 Datasheet HTML 379Page - Renesas Technology Corp M32C/86 Datasheet HTML 380Page - Renesas Technology Corp M32C/86 Datasheet HTML 381Page - Renesas Technology Corp M32C/86 Datasheet HTML 382Page - Renesas Technology Corp M32C/86 Datasheet HTML 383Page - Renesas Technology Corp M32C/86 Datasheet HTML 384Page - Renesas Technology Corp M32C/86 Datasheet HTML 385Page - Renesas Technology Corp M32C/86 Datasheet HTML 386Page - Renesas Technology Corp M32C/86 Datasheet HTML 387Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 383 / 505 page
background image
Page 360
9
7
4
f
o
5
0
0
2
,
8
0
.
p
e
S
0
0
.
1
.
v
e
R
0
0
1
0
-
4
0
2
0
B
9
0
J
E
R
23. CAN Module
)
T
6
8
/
C
2
3
M
,
6
8
/
C
2
3
M
(
p
u
o
r
G
6
8
/
C
2
3
M
23.3 Timing with CAN-Associated Registers
23.3.1 CAN Module Reset Timing
Figure 23.37 shows an operation example of when the CAN module is reset.
(1) The CAN module can be reset when the STATE_RESET bit in the CiSTR register (i=0,1) is set to "1"
(CAN module reset completed) after the RESET1 and RESET0 bits in the CiCTLR0 register are set to
"1" (CAN module reset).
(2) Set necessary CAN-associated registers.
(3) CAN communication can be established after the STATE_RESET bit is set to "0" (resetting) after
the RESET1 and RESET0 bits are set to "0" (CAN module reset exited) .
Figure 23.37 Example of CAN Module Reset Operation
23.3.2 CAN Transmit Timing
Figure 23.38 shows an operation example of when the CAN transmits a frame.
(1) When the TRMREQ bit in the CiMCTLj register (j=0 to 15) is set to "1" (request to transmit the data
frame) while the CAN bus is in an idle state, the TRMACTIVE bit in the CiMCTLj register is set to
"1" (during transmission) and the TRMSTATE bit in the CiSTR register is set to "1" (during trans-
mission). The CAN starts transmitting the frame.
(2) After a CAN frame transmission is completed, the SENTDATA bit in the CiMCTLj register is set to "1"
(already transmitted), the TRMSUCC bit in the CiSTR register to "1" (transmission completed) and the
SISj bit in the CiSISTR register to "1" (interrupt requested). The MBOX3 to MBOX0 bits in the CiSTR
register store transmitted message slot numbers.
RESET0 bit
"1"
"0"
RESET1 bit
"1"
"0"
STATE_RESET bit
"1"
"0"
Initial Setting for the CAN
Module
Verify the STATE_RESET bit
CAN Operation
Set to "1" by program
simultaneously
Operation (1)
Set to "0" by program
simultaneously
Operation (2)
Operation (3)
Verify the STATE_RESET bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com